



2-input NOR Gate Layout
using
TSMC 65nm Technology


NOR Schematic



NOR Layout





NOR Layout Notes





B	B	VDD Dummy	A	A	VDD Dummy
GND Dummy	B	vout dummy	GND Dummy	A	Vout Dummy

Note The floor plan for the layout is not good and should be improved


DRC and LVS



PEX and Result Viewing Environment (RVE)



NOR Test Bench



Simulation Pre-Layout and Post-Layout results with Rise and Fall times

riseTime(VT("/VOUT") 0 nil 1....	83.85p
fallTime(VT("/VOUT") 1.2 nil 0...	66.7p

riseTime(VT("/VOUT") 0 nil 1....	97.76p
fallTime(VT("/VOUT") 1.2 nil 0...	72.84p

